A cold electron emitter has been made from nanocrystalline silicon (nc-Si) dots. Nc-Si dots are formed in the gas phase by very-high-frequency (VHF) plasma enhanced chemical vapor deposition (CVD). Electrons, accelerated by electric field, are ballistically transported through nc-Si and SiO 2 , then extracted into vacuum. Electron emission efficiency is optimized through varying nc-Si film thickness, surface roughness, and by short thermal oxidation.
INTRODUCTION
Recently, cold electron emitting devices have been studied intensively for their use in flat panel type displays. The electron emitters formed by silicon or metal cones based on a field emission effect have been demonstrated but have unacceptably low efficiency and are difficult to focus to a small point. 1, 2 An electron emitter using carbon nanotubes shows a very high emission efficiency, however, lifetime is ultimately reduced by oxidation even if it is operated in vacuum. 3, 4 Moreover, field emission devices require high vacuum, which leads to a difficult fabrication. A planer type electron emitter with narrow beam dispersion formed by porous Si (PS) has also been proposed to overcome the problems mentioned above. 5 The authors suggest that the dominant mechanism is hot electrons ballistically transported through the PS layer. An external quantum efficiency, defined by the ratio of the emission current to the total currents, of about 1% was achieved. In this case, a wet etching process was used. This makes both investigating mechanism and improving the device performance difficult. The direct deposition of uniform nc-Si material is expected to be a promising candidate of fabricating high efficiency electron emitters. The nc-Si thin films have been fabricated by using VHF plasma CVD with well-controlled crystal sizes. 6 In this paper, we present a planar type nc-Si electron emitter formed by VHF plasma CVD. In this system, we can deposit Si nano-scale dots with well controlled sizes and smooth surface morphology to arbitrary substrates in dry process. A high emission efficiency comparable to PS is obtained.
FABRICATION

An n
+ -Si (0.01Ωcm) wafer was used as the substrate and the electron source. The nc-Si dots with diameters of 10±5 nm were deposited onto the substrate at room temperature by plasma CVD. Figure 1 shows the fabrication system of nc-Si dots. The CVD system includes a plasma cell, which is separated from UHV chamber by a stainless steel plate with 6mm-diameter orifice. Ar and SiH 4 gases, whose flow rates were 10 sccm and 1 sccm, respectively, are excited by a 144MHz plasma with a power of 3W. The nc-Si dots were formed in the gas phase by coalescence of SiH 4 -derived radicals and extracted out of the plasma cell through the orifice to the Si wafer. The TEM image of nc-Si dots is shown in figure 2(a) . The thickness of the nc-Si layer was varied from 0.6 to 1.5µm by deposition time. Afterwards, the samples were oxidized at 700°C and 1000°C for 1hour and 5minutes, respectively. The low temperature oxidation is performed for covering the dots with SiO 2 , and the high temperature oxidation is for forming a thin oxide layer near the surface. Finally, an Ohmic electrode in the backside of Si and a 20nm-thick Au film with a size of 5mm×5mm in the surface were formed. Figure 2 
RESULTS AND DISCUSSION
Figure 2(b) shows a measurement system. Measurements were performed in vacuum with a backpressure of 10 -6 torr. The Au electrode was grounded, and a metal plate as a collector of electrons extracted into a vacuum was located in front of the sample by the distance of 5mm and applied a constant positive voltage of 100V. Figure 3 shows diode-current characteristics and electron emission characteristics for the thickness of nc-Si layer of 1µm and 1.5µm. We refer to them as sample A and sample B respectively. While a negative voltage was applied to the Si substrate, a simple diode current was observed. When a negative voltage over 5V was applied, which correspond to the work function of Au on Si, electrons started to be extracted from the sample and reached to the collector. Around a voltage of -36V, electron emission current densities in sample A and sample B reached to 4µA/cm 2 and 1µA/cm 2 , respectively. Electron emission efficiencies, defined as a ratio of an emission current to a diode current, reached 0.2% and 0.6%. The emission efficiency is an important parameter from the view of device power consumption.
We consider that the mechanism of electron emission is basically similar to the electron emission device using PS reported by Koshida et. al. 5, 7, 8 A possible process for PS emitter is as follows; First, electrons are injected from a silicon wafer into nc-Si dots without scattering due to small size of dots. The electric field is applied mainly within SiO 2 regions covering the dots. Thus the electrons from nc-Si are accelerated into SiO 2 by the high electric field, allowing ballistic transport through subsequent nc-Si layers. These processes enable electrons to reach the Au electrode with high energy. Electrons with larger energy than the work function of Au can ballistically transport through the Au electrode and reach to the collector. Figure 4 indicates Fowler-Nordheim (FN) plots of emission current. It is evident that the FN plots for these samples follows a linear behavior. Figure 5 shows temperature dependence of the diode and emission current from another device. At low temperature, current characteristics became smooth due to a small amount of scattering. However, the difference at various temperatures is small. These measurements mean that a field-induced tunnel process occurs during the electron emission. For more detailed investigation, energy distribution of electron emission at various voltages should also be investigated.
Sample B with the thicker layer of nc-Si dots had higher emission efficiency than sample A. The reason has not been yet revealed, but a possible mechanism is as follows; Electrons, accelerated in SiO 2 will have large energy to excite other electrons in dots as an avalanche effect. Thus the number of electrons reaching to the surface increases, compared to the number of electrons inserted from the substrate. This mechanism explains why the number of electrons increases with the thickness of nc-Si layer.
For the higher efficiency, the surface roughness should be reduced since the roughness leads to a large variation of electric field in the nc-Si layer. The surface roughness (rms) of sample A and B are larger than 100nm as shown in figure 6(a) . Next, we improved the surface roughness (rms) to 30nm by optimizing the deposition of nc-Si dots as shown in figure 6(b) . The thickness of nc-Si dots was 0.6µm. We refer to this sample as sample C. Figure 6 (c) shows the current and emission characteristics. The emission efficiency was improved to 0.8%. In this case, the film thickness is thinner than previous samples, but the observed current is smaller. It is expected that in the sample with a rough surface electrons flow selectively through thin areas. Thus, samples with a rough surface had large current. Moreover, for the smoother sample the diode current and an electron emission increase with a bias voltage without saturation unlike samples A and B. A FN plot from sample C followed a more linear behavior with a small dispersion, compared to samples A and B. In the samples with a rough surface, electric field may be applied to voids between dots as shown in figure 2(c) . It is expected that the improvement of the surface roughness enable electric field to be applied uniformly to the sample. The characteristic without saturation promises high emission efficiency.
In this sample, dots were deposited randomly, so there are many spaces between dots as shown in figure 2(c) . In such a case, the uniformity of electric field applied nc-Si layer is not optimal. Electric field is mainly applied to internal voids between dots, not to the SiO 2 tunnel barrier layers. Thus, it is difficult for electrons to go through spaces and be emitted from a sample. To solve this problem, we intend to fill spaces with SiO 2 by melting SiO 2 covering nc-Si dots. The surface energy of very small particles is very high, thus the melting point temperature is lower than a bulk material. It is thus expected that SiO 2 with a nano-scale size is melted and flows at lower temperature than the bulk melting point of 1700°C, and that the SiO 2 tunnel layer will cover nc-Si with good uniformity. This will lead uniform electric field in sample and high efficiency of electron emission. Figure 7 surface roughness is improved. For the device application, the volume of SiO 2 and nc-Si dots must be optimized. For further improvement, an alternative passivation method of nc-Si dots is proposed. Decreasing the thickness of SiO 2 covering dots can increase the tunnel rate of electrons and finally the emission efficiency. However, this also decreases the dielectric endurance and device lifetime. Silicon nitride film with high dielectric endurance is desirable. The lower energy gap of silicon nitride film, compared to SiO 2 , will also increase tunnel rate. Moreover, self-limiting nitridation of Si has been reported, and it leads to simple fabrication with a high uniformity.
For high emission efficiency, it is desirable that electrons go through the dots without scattering. Decrease the dot size will lead to a reduction of scattering, and increase of emission efficiency. Dot size can be reduced with small dispersion by changing the SiH 4 gas stream from continuous to pulsed. 9 With high controllability of nc-Si size, further detailed investigations of emission mechanism can be performed, which will lead to the improvement of the device performance.
CONCLUSIONS
In conclusion, we have fabricated a planer type nc-Si electron emitter with an emission efficiency of about 0.8%, which is comparable with that of PS emitters. The controllability of dot size and their arrangement will play an important role in investigating the emission mechanism and further optimization will be beneficial for flat panel display applications.
